• Discussion

  New to RTL Compiler Locked

  13689 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  About 'setEcoMode' command & How to add self-defined menus for SOC Encounter Locked

  6195 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Search Path and Packages, Interface, etc. Locked

  15017 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  Should you have pads on the power and gnd layers in stackup Locked

  14235 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  HD Audio eVC/uVC Locked

  412 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  IPCM question? Locked

  14109 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  usefulskew,drivercell Locked

  337 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  usefulskew,drivercell Locked

  323 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Can I force or probe a signal in vhdl module from verilog top testbench? Locked

  17621 views
  6 replies
  Latest over 18 years ago
  by archive
• Discussion

  How to tackle 'Aborted' properties. Locked

  6194 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  Z axis delay Locked

  15090 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  keyword @optional

  14208 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Problems Generating allegro netlist from orcad schematic Locked

  15933 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  How frequently should Transactor work? Locked

  13522 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  location of the level shifter in CPF Locked

  13991 views
  1 reply
  Latest over 18 years ago
  by archive