• Discussion

  Clock gating cells constraints Locked

  13882 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Is it a bug in 15.5? Locked

  12796 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  neocell Locked

  13696 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Using GTE in PAS 3.1 for generating PDKs? Locked

  14218 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Poor SystemVerilog Support in NC? Locked

  16408 views
  7 replies
  Latest over 18 years ago
  by archive
• Discussion

  ncsim out-of-memory when enabling code coverage Locked

  16197 views
  5 replies
  Latest over 18 years ago
  by archive
• Discussion

  Is it a bug in 15.5? Locked

  12272 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Checks In DFM Locked

  13481 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  ConceptHDL Library - Open up cell by PART_NUMBER defined in part table Locked

  834 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  Using antipads with DRC on planes Locked

  13816 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  Do Files Locked

  12186 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Changing schmatic label color Locked

  13705 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Defending Allegro Locked

  17719 views
  9 replies
  Latest over 18 years ago
  by archive
• Discussion

  RTL compiler: Port names expansion of record types in vhdl synthesis Locked

  14659 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Netlist files

  13830 views
  2 replies
  Latest over 18 years ago
  by archive