• Discussion

  Clock gating cells constraints Locked

  14408 views
  0 replies
  Started over 19 years ago
  by archive
• Discussion

  Is it a bug in 15.5? Locked

  13369 views
  2 replies
  Latest over 19 years ago
  by archive
• Discussion

  neocell Locked

  14276 views
  2 replies
  Latest over 19 years ago
  by archive
• Discussion

  Using GTE in PAS 3.1 for generating PDKs? Locked

  14777 views
  0 replies
  Started over 19 years ago
  by archive
• Discussion

  Poor SystemVerilog Support in NC? Locked

  17249 views
  7 replies
  Latest over 19 years ago
  by archive
• Discussion

  ncsim out-of-memory when enabling code coverage Locked

  17076 views
  5 replies
  Latest over 19 years ago
  by archive
• Discussion

  Is it a bug in 15.5? Locked

  12747 views
  0 replies
  Started over 19 years ago
  by archive
• Discussion

  Checks In DFM Locked

  14062 views
  3 replies
  Latest over 19 years ago
  by archive
• Discussion

  ConceptHDL Library - Open up cell by PART_NUMBER defined in part table Locked

  922 views
  1 reply
  Latest over 19 years ago
  by archive
• Discussion

  Using antipads with DRC on planes Locked

  14461 views
  4 replies
  Latest over 19 years ago
  by archive
• Discussion

  Do Files Locked

  12648 views
  0 replies
  Started over 19 years ago
  by archive
• Discussion

  Changing schmatic label color Locked

  14255 views
  0 replies
  Started over 19 years ago
  by archive
• Discussion

  Defending Allegro Locked

  19214 views
  9 replies
  Latest over 19 years ago
  by archive
• Discussion

  RTL compiler: Port names expansion of record types in vhdl synthesis Locked

  15327 views
  2 replies
  Latest over 19 years ago
  by archive
• Discussion

  Netlist files

  14441 views
  2 replies
  Latest over 19 years ago
  by archive