Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hello, I am attaching a picture snapshot of constraints I created for two pinpairs. One pinpair is longer than another, I want Auto-interactive delay tune to make shorter pinpair (DIN2) has the same length as a longer pinpair (DIN1).
After matched group constraint is created, analyzed and reports the mismatch in length in %, I go back to PCB Editor, select Route->Auto-Interactive Delay Tune, then click on the shortest pinpair, but nothing happens, it does not get increased in length.
And in the console I read:
Clines Selected: 1; Timing constraints: 1; Timing violations: 1; Outside ideal range: 1
What am I doing wrong?
I tried with the latest release, same thing! It just does not work!
I also tried on another pair of signals, located near each other and with tons of space around, still does not work!!
I even tried to increase tolerance, it simply does nothing!
Does this feature even work normally in this software, or it only works in online demonstration clips?
Or what conditions have to be met to make it work?
Try moving your cursor to define where the delay tunning should be. It's Auto-interactive not automatic.
In reply to aCraig:
well, in all movie clips about that feature, they just select signals and it just works right away, its not like they try so hard to get it done.
However, I tried different combinations and I tried moving my cursor almost anywhere, then I decided to try same on another lines, even on another project, and it simply does not work.
again, I even tried increasing tolerance, I tried it also in an empty space, where there are only two lines with lots of space around (so that it would be really easy do it manually), but AiDt just does not work.
that is why I am wondering maybe I am missing something? What else has to be done? Maybe some another option checked?
(I already have everything ON for electrical Modes in my constraint modes)
I tried all possible combinations, as well as, combination in which there are only two traces with lots of space around and no obstacles (so that one could do it easily manually as well), and that function simply does not work.
Maybe I am missing something? I simply create a match pair, define pin pair column as a Longest Pin Pair, analyze it, then go back to PCB Editor, and select aiDt on the short wire, and nothing happens.
what else could I be missing?
In reply to Kabal:
There are some routing situations that will limit AiDT from adding tuning bumps onto selected clines. (attached list)You may also want to check File->Viewlog after the AiDT command has been run. It can sometimes indicate problems encountered during the command run.
In reply to brettcad:
Ok. someone helped me out with that problem.
Problem was that in the Physical Constraints Set they were defined as 5mil Width traces, But in general I needed 12mil traces, right when I corrected those sets to 12mil width, the AiDT worked fine. thats it.