Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
What is standard method of drill and annular ring size of a PTH pin? In other words, how much dimension we have to add to a PTH pin to define a drill and annular ring size? According to one source we have to add 10 mils to the pin size to define drill size and have to add 25 mils to the drill size to define annular ring. Is it correct? Any reply will be appreciated.
There may well be a standard but it is probably best to talk to your fabricator on this.
The PCB tool is going to be specifying the finshed hole size, the fabricator will be using a larger drill than this to account for plating and machine tolerance, that will have an impact on how large the pad needs to be to remain attached to the board and still a complete shape, that is, not drilled through the edge.
Many fabricators who offer a prototype service will post their "no adder" rules on their web sites, these might be a good starting point if you don't have a specific fabricator in mind.
Within reason, larger is always better.
In reply to oldmouldy:
There is a rule of thumb. If nothing else is specified, the pad diameter should be at least 1.5x or 2x of diameter of the hole.
I've found this to be a helpful reference: