Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Does anyone know how to create an area on PCB that will not be covered with solder mask?
You can create a shape using an obtsacle on solderamask layer, but it still fills the solder mask inside of it.
In my experience, the soldermask layer is like a negative layer. It shows where soldermask won't be. In other words, it shows where the openings in the soldermask layer are.
In reply to ukrtiger:
Add->Rectangle, then in the Options Tab select an appropriate class/subclass; i.e. Board Geometry/Soldermask_Top, and draw the rectangle. You'll also need to make sure this class/subclass is part of the soldermask film in your Artwork Control Form.
First clarify what do you mean by "solder mask". The OBTACLE you draw or the PAINT on the board. It is a clasical use of word confusion.
I am going to name SOLDER MASK the obtacle you draw in Orcad.
Suppose you DO NOT want paint on the whole bottom layer (RF board a must), you want only finished metal exposed.
In this case you have to copy the board outline on the soldermask layer.
In conclusion, you have to have an obtacle on the SM layer over the area where you do not want paint (or you want only metal exposed).
In reply to Randy R:
I think he is designing in Orcad Layout, not Allegro.
In reply to Alexandra:
Whoops, sorry about the confusion. I was thinking about Allegro and totally missed the Orcad Layout mentioned in the subject line.
In reply to Mstrghettorigg: