Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am using PCB Editor 16.3. I have some areas of copper voids on my ground and power layers (negative artwork). The shapes are visible in the .brd file and is of the class "Anti etch/Ground" and "Anti etch/Power". I have added these classes to my artwork control form but I don't see the shapes in the resultant gerber files. Anyone have any ideas of what I am doing wrong?
When generating a negative artwork, the shapes on the artwork layer will become clear (negative image) so you will not see the shapes that you have defined on "Anti Etch/Ground" and "Anti Etch/Power". Defining the copper voids as lines on Anti Etch will show up in a negative artwork output.
Not sure what you are exactly trying to do but if you copy the "Anti Etch/Ground" and "Anti Etch/Power" shapes to "Route Keepout/Ground" and "Route Keepout/Power" they will add copper voids on the plane shapes, granted the plane shapes are dynamic.
You could also manually add copper voids to the plane using Shape > Manual Void but I would recommend using Route Keepout shapes and changing your plane shapes to Dynamic, if they are not already. Using Dynamic shapes on a Negative artwork layer is perfectly fine with the added benefit of automatically voiding Route Keepouts.
Hope this helps,Mike Catrambone