Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi all.I want to simulate a channel that will be compared with measurement.For influence of cable, I've insert the PART with S-parameter.The PART is measured result of cable by VNA.Who has this kind of experience?The simulation result looks strange.Is this correct result? The offset voltage is coming down from 0 to -100mV.In the event, the amplitude is same.Green Waveform is the result without S-para Block.Red Waveform is the result with S-para Block1.Black Waveform is the result with S-para Block1.Thanks for any information.Best Regards,YS Shin
[correction]Green Waveform is the result without S-para Block.Red Waveform is the result with S-para Block1.Black Waveform is the result with S-para Block2.
Have you checked your measured S parameters for passivity? Read the S parameter Application note in the Cadence documentation package or on the SourceLink site. If the measured S parameters are not passive, and it is hard to get fully passive measured parameters due to calibration and probing errors, you can get interesting time domain effects.
I've tried to run same S parameters using Hspice.It worked very well.Have you ever seen this kind of problem?Best Regards,YS Shin