Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
We are using the new 15.2 shape editor. We have created all new shapes on this design. On this 12 layer design, we have to turn the shapes to defer filling as it takes too long to add or modify a trace. Then when we make the shapes smooth, it is taking 1 1/2 to 2 hours to smooth! It is the same on both a pc and Unix. Is anyone else having these kind of shape issues on larger designs? This has cost us several days of work on a critical design just messing with the shapes. Any suggestions?
DMaldona, Without looking at your database this is a difficult question to answer. Your best bet is to contact Cadence customer support and send them the database for R&D to look at. Moderator
Unless absolutely necessary, the "use_accurate_delay_calculation" variable should be off. This is found at Setup > User Preferences > Signal_analysis. Cadence should have named this variable "Radically_slow_down_your_system" I tried attaching a gif, then a jpeg file showing this, (both smaller than 500K) but the system wouldn't let me. Look at http://dcchapters.ipc.org/pnw/slow.jpg to see where the variable is located...
Grumpy, the file attachments that can be uploaded to the forums must end in one of the following: exe, .doc, .pdf, or .zip. Moderator
How user friendly... Just like the tiny fonts visually impared people can't see without a magnifying glass :/