Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In Pad_Designer I have selected ""Optional"" in the ""Internal Layers"" section of the ""Parameters"" tab. Using this padstack in a design I selected the ""Suppress unconncted pads"" option in the ""Film Control"" tab of the Artwork Control Form and created the artwork. Importing the resulting artwork into a new PCB shows that the unconnected pads weren't suppressed on the internal layers. Any ideas? BTW, I'm using ver 15.2. Thanks, brian
I'm using 15.2-51AV and it is working properly. Are you using positive or negative layers and are you generating 6x or RS274X artwork? Have you looked at SourceLink solution 1805526 ?
Make sure your layer stackup under Setup > Cross-section is set to Positive and artwork plot mode is set to Positive for the particular film record. If you are attempting to suppress unused pads on outer layers, that will not work; you can only suppress unused pads on inner layers. You do have to have current support to access SourceLink and this forum too. I'd suggest contacting Cadence to determine if your support contract has expired or if there are Soucelink problems. Anyway, the SL solution showed: Editing the film record showed that 2 entries for the PIN subclass were included in the film. Only one PIN and one VIA subclass should be in any etch film record. Changing this corrected the suppression problem. In the 15.2 release, you cannot create 2 entries so this solution may or may not be helpful for you. Good luck!
Got it! As usual, the fault was mine. I didn't realize that each individual record in the Artwork Control Form could have different settings (seems obvious now that it is absolutely necessary). Thank you, Padmin for the words ""the particular film record"" that started me thinking along those lines. Thanks again, brian
Glad to have helped. I appreciate you letting us know the final answer to the problem. Sometimes threads just die with no definite answer. Thanks!