Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have probably 50 dynamic shapes on my current design and a handful of them are being problematic. I am running ver. 15.2 s068 on Windows XP. The problem that I am seeing is that I get all the Shapes laid down perfectly with no DRC errors, then I will update my silkscreen or some other non-related task and come back to find that I have 20 shape errors. I have my DRC set to 5 mil backoff from all shapes. The errors all report I have 4.99 mils clearance and the DRC value is set to 5 mils. I have to go back manually and update each shape to clear the error. There has to be a better way!
I would recommend disabling your dynamic shape fill mode until you are done (Setup > Drawing Options > Status tab). Also, you could try adding a small oversize value. See SourceLink Solution 11104124; title: P-S DRC error after my dynamic shape voids the pins and vias. Hope this helps.
Adding a little bit of overage in my Via to Shape backoff has worked, but it seems like a very odd workaround. I will continue to figure this out.
IMHO: Cadence _could_ add a "Regenerate" button in the shape menu. It is a bit cumbersome to turn off and on shapes just to get a shape regeneration...
I agree, but did you know you can do this under Setup > Drawing Options, by selecting the "Update to Smooth" button? There is an enhancement request submitted asking for the ability to update a single dynamic shape from the shape menu so you don't have to move a component 'ix 0' to update the single shape. Hope this helps!
Isn't it totally weird to have to update your Shape from the Setup Menu? Why not put Update Shapes on the Shape menu where 99% of population would think to look for it??