Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Is there an EASY way to modify round shapes? For example if you have a .250 dia shape can you modify it to be larger or smaller without redrawing it? Thanks
I don't think you can modify the round shape. If you wanted to, you could export a sub-drawing and text edit the file to change the size, but it would probably be easier to just recreate the shape. In a simple testcase, I changed a round shape that had a 50 mil radius to a 150 mil radius by editing the sub-drawing in 4 places. See the _clpAdjustPt below. The format may not show up right. If not, create your own small test case and open the sub-drawing in your text editor. Hope this helps! (putprop _clp_cinfo (list (_clpAdjustPt -150:-150 _clp_cinfo) (_clpAdjustPt 150:150 _clp_cinfo)) 'l_extents) (putprop _clp_cinfo (_clpAdjustPt '(2050.0 1125.0) _clp_cinfo) 'l_zeropt) (unless (_clpSelectRotOrg _clp_cinfo) (error ""CANCEL"")) _clp_clip_prop_value = (_clpGetClipPropValue) (printf "" 10 percent completed"") (newline) _clp_path = (_clpPathStart (list (_clpAdjustPt 150:0 _clp_cinfo)) (_clpMKSConvert 0.000000 _clp_cinfo->t_from_units _clp_cinfo->t_to_units)) _clp_path = (_clpPathArcCenter _clp_path (_clpMKSConvert 0.000000 _clp_cinfo->t_from_units _clp_cinfo->t_to_units) (_clpAdjustPt 150:0 _clp_cinfo) nil
WOW....seems like an awful lot of work for something so simple. I think it needs to be added to a wish list. It is easier to recreate the shape, but if its a part of a symbol it looses its association to that symbol if you have to delete the shape and re-create it. Thanks for the quick reply.