Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
As of yesterday I have a new quirk with Cadence Allegro 15.5 s050. Everytime I slide a trace or a via, the trace attached to the net changes width and goes to the default minimum trace width. I can only think that I have set a switch somewhere telling Allegro that this is what I want, however I most certainly do not.
If anybody has any advice I would sure appreciate some relief from the major time waster!
Am I the only one seeing this problem? At this point the Slide command has become totally useless.
Check if you have the min and max line widths set properly . If the line is wider and getting thinner when you slide then check that the max width is set t othe max width the lone can be or 0.If the line is getting wider when you slode check the min neck with and length settings.Gerry
I kind of remember this once before but I can no longer replicate it. It may of been addressed on a later ISR. I have tried to replicate this on SPB 15.5 and SPB 15.5.1 with no luck.To narrow down what the problem is I would suggest testing slide on multiple designs or a brand new database to see if it still acts the same way.. At least that will tell you whether it is Release/ISR related or design setup related.Mike