Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Can I change the assigned net on a connect line? If so how ?
You didn't specify which package or version you are using. Based on the info given I can suggestLogic > Net LogicThen in the Options tab use 'Rename'
You cannot assign a net name to a connect line. The net name is driven by the loaded netlist and the pins the connect lines and vias connect to. The only exception is Shape where a net name can be assigned on the fly without contacting any pins which have net names assigned via the loaded netlist. With the said, if a floating connect line or via contacts a Shape which has a net name assigned the connect line and via will assume the Shape assigned net name.Hope this helps,Mike CatramboneUTStarcom, Inc.
Firstly thank you for your replies. In my question I mean if a via (or a floating connect line- that is not connected to a pin) has a NET1 assigned on it and I want to change this via's net to NET2. If it is not possible one can delete the via(connect line) and put a new via that is assigned to NET2. In that way the job is 2 times longer than immediately changing the assigned net (if possible).Thanks in advance.RegardsAhmet OZSOY
If a via or floating connect line is not connected to a pin then it must be contacting a Copper Shape on one of the etch layers for it to be assigned a net name. Normally this can be resolved by temporarily moving all the Copper Shapes off the board edge but in some cases the net name sometimes sticks to the floating via.In the case that the via still has a net name assigned after moving all the Copper Shapes outside the board outline then the only way I have found to resolve the issue was to:- Copy the via(s) outside the board outline - Delete the via(s) w/ net names assigned on the board outline- Copy the outside board edge via(s) back inside the board outlineAs I said previously, the only way to have a via assume a net name is to have it either contact a Pin or Copper shape which has a net name assigned so if that is the not the case then after completing the steps above the via(s) in question should not have a net name.When you are doing these coping and moving the outside the board outline just remember the distance so they can easily be moved / copied back to the same location.Move outside the board outline; type of the command line: ix -5000 0Move back inside the board outline; type of the command line: ix 5000 0Hope this helps,Mike CatarmboneUTStarcom, Inc.
Last year I filed an SR for an enhancement to add this capability to Allegro. Cadence looked into it and provided custom Skill code to change the net name on floating vias, etch and shapes. I have attached a screen-shot of the interface as well as the code. The code isn't perfect, but is definitely usable. Shown below are the instructions on how to use it once you have the Skill code loaded. The capability provided by this code has definitely been beneficial and has saved us some time. It will work in both 15.7 and 16.0
The way the program works is you choose the objects you want to assign, then either select the net name from the list or select the check box.
Selection from the list details:
o after selecting the net name, click on the object (or window) to assign that net name to the object
Selection from the check box:
o Check the box "Manually select net on PCB Canvas"
o Click "Assign"
o Click on the element for the net name you want to use
o Click on the object (or window) to assign that net name to the objectCadence has approved the public release of this code with the following disclaimer: DISCLAIMER: ## THIS CODE IS UNSUPPORTED AND HAS HAD MINIMAL TESTING. ## The following code is provided for Cadence customers ## to use at their own risk. The code may require modification to ## satisfy the requirements of any user. The code and any ## modifications to the code may not be compatible with current or ## future versions of Cadence products. ## THE CODE IS PROVIDED "AS IS" AND WITH NO WARRANTIES, INCLUDING ## WITHOUT LIMITATION ANY EXPRESS WARRANTIES OR IMPLIED WARRANTIES ## OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR USE. Randy
Cadence has approved the public release of this code with the following disclaimer: DISCLAIMER: ## THIS CODE IS UNSUPPORTED AND HAS HAD MINIMAL TESTING. ## The following code is provided for Cadence customers ## to use at their own risk. The code may require modification to ## satisfy the requirements of any user. The code and any ## modifications to the code may not be compatible with current or ## future versions of Cadence products. ## THE CODE IS PROVIDED "AS IS" AND WITH NO WARRANTIES, INCLUDING ## WITHOUT LIMITATION ANY EXPRESS WARRANTIES OR IMPLIED WARRANTIES ## OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR USE. Randy
Hey Randy,Looks like pretty cool SKILL Code.Does the SKILL Script lock the net assignment to the Via and Cline or is there still the issue where it could lose its net assignment or be associated with another net name?Mike
Mike,I haven't had any problems with that, but I suspect that problem could still occur. One of the limiations is that you cannot change the net name of a standalone Cline. It has to be connected to a via or shape. If you try to change just a Cline you will get the following warning message:WARNING: Net of Cline Object cant be changed standalone. It inherits the net of via, pin or shape object it is connected to. Choose it with via or shape object or both.Also this code does not make logical connectivity changes, i.e. change the net names on pins, it only on effects Clines, vias and shapes.Randy