Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm working on a large number of package symbols where the subclass (not class) needs to be changed for number of lines.
Using the new axlChangeLayer (16.6) command that in the documentation should support both lines, clines, segments, shapes and text I keep getting the following error (nid is the object id)
axlChangeLayer(nid "PACKAGE GEOMETRY/ASSEMBLY_TOP")E- (SPMHGE-522): Changing line to a different class is not supported.
Anyone that has used this command with succes?
I just tried it and was able to change text from "CONDUCTOR/L1" to "CONDUCTOR/L2".It also worked for "CONDUCTOR/L2" to SUBSTRATE GEOMETRY/OUTLINE".
In reply to aCraig:
That really is weird. I've cut my code down to basically nothing to show the issue that I'm seeing.
Line 14-15 is where I do the copy of an object and then try to change layer of that object. (In my current code I changed this to axlDBCreateLine which works nicely, but it would be nice not to have to work with axlPath commands to do arcs)
In reply to Ejlersen:
It looks like you are trying to change the line to the same layer. When I tried this I get the same error as you.
If you look at the dra file and code it should change from PG/Silkscreen_top to PG/Assembly_top
I can only get text to work, Both line and shape fail. Sounds like a bug.
Messing with this a bit more. I can change from Conductor/L1 to Component Geometry/Assembly_Top. But it errors if I try to change it back to L1. I can also change from Conductor/L1 to Conductor/L2 and back.
Looks like the object has to reside on a Conductor layer to be changed. You should probably ping Cadence.