Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm using axlDBCreateSymDefSkeleton to generate some symbols from text files, the problem here is that I need to feed the symextents as a parameter.
I'm not dumping the libraries, but still would like to minimize the symextents after the symbol is created.
Anyone with an idea about how this can be done? axlDBChangeDesignExtents does not take a symbol definition as an argument.
As a side question, is there a way to keep the Skeleton symbol in the board file without placing it when several skeleton symbols are created?
Best regards Ole
I have previously encountered this and have generally had to calculate the maximum extents before using the command. The documentation suggests that you can use "significantly larger" extents with no adverse impact so this might be your best option if you can't predict the exents from the text file.
I'm not sure about the second part of your question but I can't see why you can't just record the DBID of each new symbol definition.
In reply to eDave:
Thanks, this also confirms what I've found, I'll just have to think about calculating the extents, since placing significantly large symbols into a drawing has an impact on the size of the board.
So far it seems like the symbol dissapear from the .brd file when I crate a new symbol skeleton unless I use axlDBCreateSymbol and place an instance.
In reply to Ejlersen:
I used this
ext = axlExtentDB('obstacle)