Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi, I have a problem in which I need to route a large number (around 1000) of logic and memory blocks in a structured ASIC. Each logic block may have variable number of inputs and outputs (around 40 I/Os) that need to be routed. Each of the memory blocks has around 90-100 I/Os. Here are my questions: 1. Can NanoRoute Ultra handle a problem of this nature? Can it give an efficient solution or is it not really tuned for such problems? 2. What input format of the design does the router require? Are there any restrictions on where the pins of each block should be located? Is the router capable of using metal layers that have been utilized within a block layout? 3. Can the router also add buffering for high fanout/long nets? Can it make use of preplaced buffers? Thanks very much. Greatly appreciated.
Hi CDNUser78, 1. Can NanoRoute Ultra handle a problem of this nature? Can it give an efficient solution or is it not really tuned for such problems? >>> That is a lot of memories design and I do not have the experience with that quantity. I would suggest running trial route first to make sure congestion issues are solved at the global route (floorplan) phase rather than wait for the detail routes. I have routed a design with Nanoroute that has 300+ memories with similar amount of memory pins without a problem. 2. What input format of the design does the router require? Are there any restrictions on where the pins of each block should be located? Is the router capable of using metal layers that have been utilized within a block layout? >>> The input to nanoroute is DEF. I'm not sure about utilizing metal layers within the block. My guess is that since the LEF abstract is modeled as routing blockage that this is not possible. Maybe if you use GDS? Just a guess. 3. Can the router also add buffering for high fanout/long nets? Can it make use of preplaced buffers? >>> This step is done by optDesign during physical synthesis. I don't think nanoroute will add buffers, though during SI repair nanoroute will work with Celtic in SoC-E to automatically insert buffers to eliminate SI issues. Hope this helps. Elvis