Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Good idea, in the most simplistic terms you want the violation browser to report based on cell type rather than instance name.But researching remaining nanoRoute violations will only tell you when your library is problematic not when it is sub-optimal.For example, One of your cells has an output pin that is only accessible from the north direction in M1 stub and a single cut via.If nanoRoute completes cleanly ( and by default it will try very hard for a very long time to succeed ) you would never know there is an sub-optimal cell.Optimal standard cell libraries will only help routability which can dramatically improve run times for routeDesign and optDesign -postRoute -SI. I cannot think of a simple testcase that would check, all pins, in all cell orientations, from all directions, for multi cut vias and M1 stub access.You could possibly use your current layout and back off the repair effort level and sort through the lower metal level errors.Your best bet maybe to write a custom DRC rule deck to check standard cell optimization .Most of the online documentation I have found has to to with routing rules & guidelines.Has anyone found any Cadence documentation / software for optimal standard cell library layout?Shawn
In reply to fitz: