Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am running LEC using hier_compare. The design after uniquify has 24 copies of the "same" module in golden and revised. The first couple compare in 15seconds each then each one starts taking 15minutes or more. It seems to get stuck at "84% Comparing 101 out of 120 points, 0 Non-equivalent". I have not tried hacking the hier compare script to put these modules more at the top. (They do not depend on any other modules, only library cells.) The only thing I can see that is "different" from the transcript, is that the slow down occurs after an unrelated module had a non-equivalent point.
Any ideas on why these modules are taking so long (at least some of them)?
Are you running with the latest, 10.10-s480? Can you insert 'usage -auto'? I'm thinking it could be the memory usage starts exceeding the available memory and the run starts swapping.
In reply to croy:
Well, no. I've requested our support people to get the latest version.
I'm watching "top" on that machine and it show 1217m virt; 1.1g resident; 100%CPU; 3.6%Mem (The machine has 32G physical memory, 8 processors.) I thought it might be running up against a program/process limit e.g. it's only allowed to use 1.1g memory no matter how much the machine has. I seem to remember there is a system command to adjust the system default limit. But if its running 100% CPU, then it doesn't seem to be wasting time waiting for memory swap.
Since I asked the original question, I edited the hier script so the problem modules are all done first. It did the first 4 in 6 seconds each, now its taking minutes for each one.