Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have two netlists, a revised and a golden, both containing a mesh/tree hybrid comprised entirely of inverters. There are multi-driven nets and bidirectional ports galore, but the input to the tree is a pin/net called "clk", and the output is a net called "GCK".
When I load these two netlists into Conformal, I get this message when attempting to run a compare:
LEC> compare// Command: compare// Nothing to compare. 'Add compared points' first.
When attempting to add a compare point, I get:
LEC> add compared points clk -golden// Command: add compared points clk -goldenThese mapped points are not compared: (G) + 1 PI /clk (R) + 1 PI /clkLEC> add compared points clk -revised// Command: add compared points clk -revised// Warning: 'clk' in Revised is not a mapped point// Warning: No compared point is added
LEC> add compared points clk -golden// Command: add compared points clk -goldenThese mapped points are not compared: (G) + 1 PI /clk (R) + 1 PI /clk
LEC> add compared points clk -revised// Command: add compared points clk -revised// Warning: 'clk' in Revised is not a mapped point// Warning: No compared point is added
A very basic example dofile is as follows. You may not need some of the options but this is a good start for much designs.
read library -verilog -replace -both <lib_files>
read design -verilog -golden <design_files>
read design -verilog -revised <design_netlist>
report design data
report black box -detailadd pin constraint 0 scan_en -golden/revised
add ignore output scan_out -golden/revised
set flatten model -seq_constant
set flatten model -gated_clock
set analyze option -auto
set parallel option -threads 4
set system mode lecadd compared point -all
It seems like your main problem is with "add compared points". You are only trying to compare the input clk in your design. This isn't adding the needed compare points to your design.
There is this new Web Interface feature (11.1) that for me has a lot of good information. You may try that or the LEC Jumpstart which is a good starting point.
> set web on
http://tinyurl.com/cadence-rak (look for jumpstart).