Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I compile my design to a 45nm library. RTL compiler gives me the following report:
Type Instances Area Area %
sequential 2237 19102.387 15.8
inverter 6982 9830.896 8.1
buffer 535 1255.847 1.0
logic 33180 91031.529 75.1
total 42934 121220.659 100.0
I read the RTL compiler user mannual. There is only one line explaining the meaning of "area":
"The area report gives a summary of the area of each component in the current design. The report gives the number of gates and the area size based on the specified technology library. Levels of hierarchy are indented in the report."
What does this mean in my case? So I will multiply 45nm with to get 121220.659 an estimation of the area?
there is no secret or estimation to the are numbers. If your library says the are of a buffer is 10 square units and your design has 2 buffers, RC should report an area of 20. A few things to keep in mind:
+ most libraries use square microns for units but some use their own reference unit which may or may not be documented in library
+ RC report cell area as well as area. area includes cell area and an estimate of net area. As mentioned before, the cell area is not estimated whereas net is.
hope this helps,
In reply to grasshopper: