Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In reply to Andrew Beckett:
This happens if you have multiple voltage sources in parallel or multiple inductors in parallel (or voltage sources in parallel with inductors). If you think about it, that makes sense because such a scenario leads to an unsolvable matrix.
So without seeing your exact circuit, that's going to be the problem. There are some unusual cases where behavioural models can misreport this error if you have switch branches in your VerilogA, and that can be worked around with an attribute, but I doubt that's your issue here.
Thank you for your attention and the message. Unfortunately, this system does not appear to let me attach the image of my schematic; as such, I will have to provide you with more details on the circuit topology, as follows:
I am using a symmetrical inductor with a center wire that is the common-mode point. Therefore, there are three terminals involved. The symmetrical inductor also has another terminal that is not the signal terminal, but must be connected to the power supply. With that in mind, I have connected a Psin Port with 25 Ohms source resistance to the common-mode point. I have also connected another Psin Port with 100 Ohms source impedance across the other two terminals of the symmetrical inductor. Additionally, I have connect the two terminals of the symmetrical inductor to two (2) 50-Ohm resistors (i.e., each 50-Ohm resistor is connected between one terminal of the inductor and ground).
Now, when I run the SP analysis, I receive the error described in the subject. As you see, no voltage source or inductor is in parallel. I even inserted 1-Ohm resistor in series with the two Psin ports; however, I received the same result. Please note that this symmetrical inductor is not an ideal inductor; as such, it has parasitic inductance, capacitance, and resistance.
Thank you again for your attention, and I hope you can provide a work-around to this issue.
In reply to StillLearning:
You can attach pictures - use the Options tab when posting a reply. It would also help to post the precise error message (which indicates the components involved). It's pretty hard to visualize just from your description.
Alternatively if there is information you cannot post in a public forum, you should go to Customer Support (http://support.cadence.com)
Thank you again for your attention. I have attached the screen shot of the schematic for your attention and reference. Unfortunately, this site does not allow uploading more that one (1) screen shot; as such, I will upload the error message screen shot in the next post.
And, here is the screen shot of the exact error message (see the bottom of the window). Please disregard the warnings, as I have some non-connected components (not shown in the schematic screen shot).
The error message is pinpointing components inside the inductor model (which is probably a subckt model), since these are components beneath I0. There doesn't appear to be anything at the top level schematic which could cause such a problem.
Without seeing the model itself, debugging would be hard. You may want to contact whoever provided the model. If the model is yours to share, you could post it here, but my guess is that it's come from a third party - so you can't. You could contact customer support with details of who provided the model, and we can look into getting access to the same model - or seeing if there's some other way of figuring out the problem.