• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. FATAL: The following branches form a loop of rigid branches...

Stats

  • Locked Locked
  • Replies 8
  • Subscribers 63
  • Views 19867
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

FATAL: The following branches form a loop of rigid branches (shorts) when added to the circuit

StillLearning
StillLearning over 13 years ago
Please let me know how to resolve the above-mentioned error. I am trying to simulate the S-Parameters of a Symmetric Inductor by connecting the input port (Port 0) to the center wire of the inductor, both ends of the inductor to two (2) equal loads, and the output port (Port 1) across the two terminals of the symmetrical inductor. When I run the SP simulation, I receive the above error message.Please note that both input and output ports (i.e., Port 0 and Port 1) have non-zero impedances. Your attention and comments are appreciated. Thank you.
  • Cancel
Parents
  • StillLearning
    StillLearning over 13 years ago

    Hello Andrew,

    Thank you for your attention and the message. Unfortunately, this system does not appear to let me attach the image of my schematic; as such, I will have to provide you with more details on the circuit topology, as follows:

    I am using a symmetrical inductor with a center wire that is the common-mode point. Therefore, there are three terminals involved. The symmetrical inductor also has another terminal that is not the signal terminal, but must be connected to the power supply. With that in mind, I have connected a Psin Port with 25 Ohms source resistance to the common-mode point. I have also connected another Psin Port with 100 Ohms source impedance across the other two terminals of the symmetrical inductor. Additionally, I have connect the two terminals of the symmetrical inductor to two (2) 50-Ohm resistors (i.e., each 50-Ohm resistor is connected between one terminal of the inductor and ground).

    Now, when I run the SP analysis, I receive the error described in the subject. As you see, no voltage source or inductor is in parallel. I even inserted 1-Ohm resistor in series with the two Psin ports; however, I received the same result. Please note that this symmetrical inductor is not an ideal inductor; as such, it has parasitic inductance, capacitance, and resistance.

    Thank you again for your attention, and I hope you can provide a work-around to this issue.

    Best regards,

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • StillLearning
    StillLearning over 13 years ago

    Hello Andrew,

    Thank you for your attention and the message. Unfortunately, this system does not appear to let me attach the image of my schematic; as such, I will have to provide you with more details on the circuit topology, as follows:

    I am using a symmetrical inductor with a center wire that is the common-mode point. Therefore, there are three terminals involved. The symmetrical inductor also has another terminal that is not the signal terminal, but must be connected to the power supply. With that in mind, I have connected a Psin Port with 25 Ohms source resistance to the common-mode point. I have also connected another Psin Port with 100 Ohms source impedance across the other two terminals of the symmetrical inductor. Additionally, I have connect the two terminals of the symmetrical inductor to two (2) 50-Ohm resistors (i.e., each 50-Ohm resistor is connected between one terminal of the inductor and ground).

    Now, when I run the SP analysis, I receive the error described in the subject. As you see, no voltage source or inductor is in parallel. I even inserted 1-Ohm resistor in series with the two Psin ports; however, I received the same result. Please note that this symmetrical inductor is not an ideal inductor; as such, it has parasitic inductance, capacitance, and resistance.

    Thank you again for your attention, and I hope you can provide a work-around to this issue.

    Best regards,

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information