Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Could anyone please help me with this question?
I need to simulate my ring oscillator's output in frequency domain, showing a continuous spectrum waveform as it can be seen from spectrum analyzer in the measurement (PSS->THD is not what I want).Then I can derive Q directly from it.
If there is a detailed guide, that would be very helpful.
Thanks a lot.
I suspect you're wanting to see the noise included in the spectrum? If you simulated using PSS, then the only place frequencies can come from is harmonics of the fundamental frequency of the oscillator - so it doesn't matter that it is in discrete multiples of the oscillator frequency -there would be no frequencies in between. If noise is involved (which of course it will), you could simulate a pnoise analysis after pss, and see the noise output (although you will get separate PSS and noise outputs).
Maybe you can clarify precisely what it is you're after?
In reply to Andrew Beckett:
thanks a lot for your reply.
noise and discrete harmonics are not what i want. since i need to simulate the output signal bandwidth of close loop ring oscillator, the continuous spectrum plot is needed. could i simulate it using cadence? i have tried pss+pac, following pss oscillator setup(select plus and minus output net as output). but the pac could not recgonize the output net as the output. by the way, i did not put any port at output node since it is oscillator.
In reply to chiphead:
It's still not clear to me what you're trying to do, so I would suggest contacting customer support so you can share the data with us and we can help you out with full visibility rather than having to guess.