Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
For a corner simulation, I would like to change the model name of a single instance. I can easily be done using SKILL, but I would like to use the Spectre alter statement for that. Is there a way to do it? Maybe something like that ...
alter1 dev=M0 param=model value=new_model_name
I don't believe this is possible (I may be wrong; I don't really have the bandwidth to explore and test this). I'd suggest you go via customer support for this one.
In reply to Andrew Beckett:
Thanks, I might ask there.
Another problem I ran into: I would like to parametrise a model, so I created an inline subcircuit containing only a model statement as described in the manual. Then I instantiate the model subcircuit and use the instantiated model for my device as follows:
inline subckt new_model_subckt parameters dvt=0 model new_model_subckt old_model vth0=0.5+dvtends new_model_subckt
M0 (net1 net2 0 0) new_model l=1u w=1u
However, Spectre doesn't seem to like it and stops halfway through without an error message. Do you have an idea what's wrong here? Is there a way to parametrise a model without having to create a subcircuit containing the device instance?
In reply to ChrisEAS:
If you're going to use an inline subckt to do this, you have to have the right number of pins for the subckt, the parameters defined, and an instance of the new model:
inline subckt new_model_subckt (d g s b)parameters w=2u l=2u dvt=0// based on original modelmodel new_model orig_model vth0=0.5+dvt // instantiate the model. Note that the instance name should// match the inline subckt name. Also needs to pass all the parameters innew_model_subckt (d g s b) new_model w=w l=lends new_model_subckt
M0 (net1 net2 0 0) new_model_subckt l=1u w=1u
Something like that.