Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I've been working on this issue for quite a while now and can't make it work:
I have testA that generates a calibration value which i use in testB as an input design variable. I dragged and dropped the expression from the outputs setup window to the desired design variable in the data view, so calcVal is used. I've tried everything that is in the "Known Problems" sheet and could even remotly be related to this issue (using another variable that contains the expression as value for the actual calibration variable, using VAR("..."), recreating the corner etc). I always get the message: ERROR (SFE-1996): "input.scs" 8: parameter `calib0': Unknown parameter name `nil' found in expression. The tests work fine if I replace the expression in the design variable by an arbitrary value.
What else can I do? Any ideas?
I'm using GXL and IC6.1.5.
In reply to franzi:
I've never had to set it to "info" to use this, so that sounds rather strange to me. I suggest you contact customer support; maybe there's a bug in the particular scenario you're using this in?