Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
A basic analog/mixed-signal pdk for has the following primitive pcells:
As you say, some of these can be quite complex. Other examples are for inductors - where you might have a variety of different inductor shapes, number of layers, pattern ground, entry points for the inductor, options to tie multiple layers together in the inductor, etc, etc.Probably used more for RF kits than analog/mixed-signal kits.Andrew.
I did create a pcell of a 2D common centroid layout of a differential pair, just to see if I could. It was quite fun and turned out to be reasonably usable as well.I've also created pcells for helping with large numbers of pins (I'm sure there is probably a "proper" way to do it) so when I'm faced with an array of n*m regularly spaced pins it's still an easy task.My bonding diagram pcells are quite nice as well - they take the package part of the bonding diagram and a text file and produce a layout with all of the package pins labelled as an easy reference.Generally, I like using pcells to help me get things done rather than just for devices, although devices are a large part of that as well of course (the foundries tend to provide them though).Cheers,Roger
How could I forget these...A library of different physical/logical size address decoders based on a pcell where all of the inputs can be set as inverted/not inverted, and a skill pcell that takes that individual pcell and converts it into a full address decoder.Cheers,Roger