Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am ploting my data from an array in a for loop:
for ( i 0 2
This is okay, but is there a way to also inlude the waveform names in an array so they get displayed instead of the default name? Maybe there is a better way to do this? I would appreciate any suggestions.
One of my colleagues wrote the following, which may not work due to a bug, depending on the version, in which case, the second version should provide a solution instead:
waves=foreach(mapcar net nets v(net))
apply('plot append(waves list(?expr nets)))
) ; let
) ; CCSPlotNets
plot(v(net) ?expr list(net))
) ; foreach
) ; let
) ; CCSPlotNets2
Hope it helps! Lawrence.
In reply to skillUser:
I would like to plot graph in a for loop like
for (corno 1 10
aa=sprintf(nil "%d" corno)
cc=strcat("sci" aa "-tran")
plot(getData("d1" ?result cc))
This plot doesnt work, but it works if I write:
plot(getData("d1" ?result "sci01-tran"))
Does anyone have suggestion how to run plot with variable in the loop?
In reply to jerry124:
In your example you try to plot "cc" but I don't see it defined; the line above uses "bb", try that, it looks like it should work...
By the way - please do not append to a really old thread (please read the Guidelines), it is more sensible to start a new thread.
thank you for quick reply. Yes
there is typing mistake. it should be “cc” instead of “bb” (I edit in post above), but this doesn’t work:
ERROR (WIA-1006): Unable to plot
expression <getData("d1" ?result cc)>
because it does not evaluate to an
object that can be plotted, like a waveform or
parametric wave. See the
Visualization & Analysis Tool documentation for information
about the types of objects that can
be plotted in Visualization & Analysis Tool. Only
the expressions that evaluate to
those objects can be plotted.
Have you tried building this expression in the CIW and testing it? Doing this step by step in the CIW may reveal an issue in either the result name, or what getData() returns etc.
Start a new thread for further discussion on this issue, include the version that you are using.
What does results() and results(?noAlias t) return?
In reply to Andrew Beckett:
I start new tread for this discussion: