Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm new to these forums and am not sure where to put this post. If this is the wrong place, please kindly redirect me to where I should post this and I would be more than happy to post there and delete this post.
I am a relatively new user of Cadence (I am using Cadence Virtuoso 6.1.0) and am trying to use a .cir model downloaded from Analog Devices in my schematic to more accurately model an amplifier stage. I am following the approach given by Frank Wieldermann in the comments of this link (http://www.cadence.com/Community/blogs/rf/archive/2009/01/07/tip-of-the-week-how-to-simulate-a-subcircuit-netlist-with-spectre-in-ade.aspx) however I am having several issues. I've been trying to figure this out on my own, but it's just been very overwhelming. This is what I've done so far:
(1) I've used spp to convert my .cir to a spectre netlist, .scs.(2) Since I am using a newer version of Cadence, and scasubckt is CDB and not OA, I tried to convert the scasubckt cell using cdb2oa. However, after instantiating it, I ran into netlist procedure errors.(3) Therefore, I am trying the myparsubckt that's mentioned in the comments of the above link, i.e.
is a sourcelink.cadence.com solution 11013814: "How to create
parameterized symbol for external subckt" which you may find useful.
Sourcelink users may access this information by clicking on the link
As it stands now, I have instantiated myparsubckt and have given it my spectre netlist.
Now the issue is, when I simulate it, I get this error: "Unable to descend into any of hte views defined in the view list, 'spectre cmos_sch cmos.sch veriloga schematic" for the myparsubckt cell. I realize that this is because the only view in the myparsubckt cell is "symbol." To this end, I realize that I have to add another view (e.g. veriloga, or spetre, or schematic, or something).
But it's not intuitive to me to see what view I should add, and how I should add it. If you download myparsubckt from the sourcelink site, and load all the files, the myparsubckt cell has only a symbol view, and I realize that "more information" is required to successfully simulate it. Can anyone tell me what view I should add, or how I should do it?
And better yet, if anyone has experience using a .cir SPICE model and being able to instantiate it as a symbol view -- and is willing to help a relatively new user of Cadence, who has spent countless days in misery trying to get this to work! -- I would be more than grateful!
I think this is exactly the right place to ask this question.
It seems as though you may have missed an important point in the Solution, namely:
Once you have loaded the first two files and created the pcell, you
need to copy the symbol view to the spectre view to create the stopping view.
Hopefully once you have copied the symbol view to the spectre view, you will be able to netlist without any further issue.
In reply to skillUser:
Thanks Lawrence for replying - I was about to (as the solution referred to was written by me!).
Anyway, the other thing I'd like to point out that you shouldn't need to use spp to convert to spectre syntax. spp is deprecated as spectre can read SPICE syntax files natively these days (actually it always could, but didn't have very complete SPICE coverage; now it is much more comprehensive since the front end was rewritten for the MMSIM releases of spectre).
In reply to Andrew Beckett:
Thanks, Andrew and Lawrence!!