Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I don't know if this is a Virtuoso or a Calibre issue.
I am fixing DRCs on large sections of a product. Many of the DRCs are in subcells so my work flow goes: Zoom to error, edit in place and fix error, zoom to next error. The problem is the tool is forcing me to set the context back to the top level before zooming to the next DRC (and also saving the subcell) which often takes me to another error inside the same cell.
I know that you can zoom to the next error without returning to the top - but I don't know where this property is set - in virtuoso or in RVE or in the DRC flow itself.
This is the constrain and limitationof Calibre RVE tool. Since you are running the DRC check on top cells, it will create a ascii file with coordinate, where this coordinate is based on top level.
Just open the result ascii file, on top of ascii file, you should able to see the top level cell name and precision which RVE use this cell name to identify the cellview to zoom. If you eip or descend edit into subcell, it will failed to zoom and require user to back to top level.
If you are using latest version of Calibre RVE, such as lv_micro.2009.4_23.21, this will be more flexible in zooming. RVE will open a new cell view when the DRC happened in subcell.
I may not answer 100% correctly, and this is what i understand. For more detail info, you may ask in Mentor forum.