Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am getting the following error during PSS sweep analysis:
Internal error found in spectre during sweep analysis`sweeppss'. Please run `getSpectreFiles' or send the netlist, thespectre log file, the behavioral model files, and any other informationthat can help identify the problem to support(at)cadence.com.
my spectre version is mmsim6.1. who know what's the problem ? thank you all!
thank all of you kindly reply. there no more information about the error , just as I show you above. I just put the avdd as a varible value , then change the power avdd from 3.0v to 3.6v ,use a linear fashion, step 0.1v , then just can run sweeppss-000, that's mean just run avdd=3.0v,then it can't run the second avdd=3.1v and so on.
I use even more older version spectre , it can run the pss sweep correctly.
recently I don't plan to update new version mmsim 7.2. thank you!
In reply to kivvzhou:
Hmm. You're not doing anything unusual, and countless people will do this kind of thing without the simulator failing with an internal error, so it must be related to your exact data (circuit, models, etc, etc).
Usually with an internal error, it tells you which line in the code it was failing at. Posting the log file might help identify the problem. However, if the problem is known (which may be hard to check with such an old version), the solution would almost certainly be to move to a newer MMSIM version. You don't seem to be prepared to do that, so it's really rather hard to see how you expect the problem to be solved.