Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am a newbie engineer starting my career in RF IC design and working on designing a high frequency VCO (38 GHz) with good phase noise characteristics. I am using Cadence IC6.1.5-64b.500 version and spectre simulator for the schemtic design and simulations. I have to do everything from design to verification to layout to LVS by myself..It's just been a very tough month especially because I am an amateur (I did work on a neural amplifier but that was low freq) and also because oscillators are very tricky with lots of parameters to look at..I am genuinely a fan of some of the members here and the insight & experience that they have...
I have created this separate post for my VCO design because it's really cumbersome to put different problems of same circuit in different posts and to keep on referring..It's easier for me and for others to follow especially new people like me..& I will be putting problem numbers & hoping you would do the same while referring so that members can address them easily with numbers.. If I have a very specific problem I will be putting it as a separate post and giving the url...
The circuit schematic I am using is as below..Its an quadrature LC vco with nmos-pmos structure..the mos acts as a doubler doubling the 19 Ghz signal..
Problem1 - Phase noise : Please refer to /forums/T/22045.aspx
Problem1 - PMOS : I am having trouble getting quadrature output..i.e. the I and Q signals run in phase right now...Earlier the pmos transistors in my circuit were having w/l as 100u/60n and the nmos were 25u/60n ..at that time i was getting good quadrature phase....but now i reduced the size of all trans (which my supervisor suggested was very big and told me to increase L and C values) to almost 45u/60n....The pmos transistors should act as doubler are in cutoff and so the transient waveform has a dc level at 1.5 V(which is the supply voltage)..
Problem2 - Signal swing : the transient waveform has a dc level at 1.5 V(which is the supply voltage)...I am not sure if this is correct even though the signal swing I am getting is nearly 1 V or even more..I know it shouldn't be this high..also if i connect a port to i+ and i- terminal with resistance of 100ohm , the swing just reduces a lot..i know the circuit needs a buffer afterwards..will that solve this prob..
Thanks in Advance..