Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
It is my first time trying to use pz analysis tool in IC514, so I created a very simple testbench including a simple miller OTA and an ideal svsvs having 1 pole. I got some issues and 3 points to be enlightened :
- First, when there is only the svcvs in the testbench, the pz summary give the expected result (only one pole). However, when I add the miller OTA in the testbench, the pz summary for the same svcvs give a lot of pole and zero (more than 20) additionnal to the expected pole. However, I noticed that most of them cancel each others. My question is why this happen, even if the only common node between th 2 blocks is VSS ?
- hence, the second question is how can I display only the pole and zero that are not cancelled ?
- Third, how to define the right component eval freq, as the MOS are frequency dependent component and the result varies with the eval freq I specify?
The pz analysis has an option to do pole-zero cancellation, and you can specify the absdiff/reldiff parameters to control how close they are before cancellation. See "spectre -h pz" for more details.
Note that the component evaluation frequency is for devices where the component value is frequency dependent. That is for things like transmission lines - just because the impedance changes with frequency does not make the evaluation frequency important. Most of the time the evaluation frequency is not important.