Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I use the 'y' layers as helpers within layout such as marking a flip point on a symmetrical cell.
Typically I'll make a path and set the width to .001; at least I used to do this until 6.1.5
Now, there is a new feature that will not allow a smaller than double manufacturing grid path so when I set the width to .001, I get this and then the width is reset to .005.
*WARNING* (LE-103007): Width of 0.005 should be an even multiple of mfgGrid (0.005) units 0. new width of 0.005has been adjusted to even multiple of mfgGrid (0.005) units 0.*WARNING* (LE-103836): The value for width should be greater than zero, setting it back to previousvalue.
I'm not sure why this is so important on a non-process layer and I'm wondering, before I file a "lost functionality" SR, if there is a variable that I can set to regain the old behavior.
There's not (as far as I can tell) a way to turn this off, other than reducing the manufacturing grid (which you can do in the tech file, and could do in an incremental tech file if you prefer not to edit the master tech file). The path width has to remain an even multiple of the DBU unit though, so if you have DBUPerUU set to 1000.0, the minimum would be 0.002 (if it's 2000.0 you can have 0.001u) - this part is an OpenAccess restriction (actually it was the same in IC5141 I believe; it's the mfgGrid check that is new in IC61X).
The tool doesn't really know whether something is a non-process layer or not (you could stream it out to a real mask layer if you chose).