Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I really like the "Wire stubs and names" feature/function in the "Create" dropdown menu in Schematic Editor, but is there a similar way to add pins with pin names?
Not quite - there is a Create->Mapping Schematic which (sort of) does this - it's primarily intended to create a schematic which maps from one cell to another.
In reply to Andrew Beckett:
In reply to Gang Liu:
Which? The create wire stubs or create mapping schematic? There aren't any built-in procedural versions of either (only the functions that bring up the form). I did write this some time ago for creating wire stubs, but it's not terribly smart about the placement of the stub:
Author Andrew Beckett
Group Custom IC (UK), Cadence Design Systems Ltd.
Date Jul 07, 2000
Create wire stubs for any instance pin which has a net
name, but no existing wire.
SCCS Info: @(#) abCreateWireStubs.il 07/07/00.17:01:10 1.1
(procedure (abCreateWireStubs @key (cellView (geGetEditCellView)) (stub 0.03125)
(labelJustify "lowerLeft") (labelOrient "R0")
(labelFont "stick") (labelHeight 0.03125) (debug nil))
(let (transform pinCentre wireEnd netName lineList)
/* loop over all the instances which are not pins */
(foreach inst (dbGetq cellView instances)
(when (equal (dbGetq inst purpose) "cell")
(setq transform (dbGetq inst transform))
/* Now go over each terminal, and each pin for that terminal */
(foreach instTerm (dbGetq inst instTerms)
(foreach pin (dbGetq (dbGetq instTerm term) pins)
/* If there isn't a piece of wire over the pin anyway
add the stub */
(dbGetq (dbGetq pin fig) bBox)
/* calculate the coordinates for the stub */
(dbGetq (dbGetq pin fig) bBox)
(if (equal (dbGetq instTerm direction) "input")
/* transform them accordingly */
(setq pinCentre (dbTransformPoint pinCentre transform))
(setq wireEnd (dbTransformPoint wireEnd transform))
(setq netName (dbGetq (dbGetq instTerm net) name))
/* create the stub wire */
cellView "draw" "" (list pinCentre wireEnd) 0.0 0.0 0.0)
/* label it */
(when (car lineList)
cellView (car lineList) wireEnd netName
labelJustify labelOrient labelFont labelHeight nil
(printf "Added stub to %L for pin %L of %L\n"
(dbGetq (dbGetq instTerm net) name)
(dbGetq instTerm name)
(dbGetq inst name)
I've written other code to determine the side that a pin is on which could be combined with this to make it smarter about which direction it draws the wire -
but I've never joined the two together.
Thanks a lot Andrew!
I tried your script and it works pretty well. Probably someone took your code and integrated it in cadence, so now we have this function from the cadence menu :)
What I was looking for was to add pins, with proper names. For instance, if I have a instance symbol in my schematic, I want to create a pin for each terminal of that symbol with the same name.
I found a solution from the following page:
Thanks to all the people who share their knowledges.