Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm using the "Search" assistant in Schematic Editor. When my query returns too many matches, the Results panel shows only part of them (1000 matches, I think), and "Results truncated" is displayed at the end. Is it possible to change the truncation limit? I tried searching Cadence Support, but unsuccessfully.
I'm running IC6.1.5 ISR14, if it matters.
There are no user controls over this - it's fixed at 1000. This is because there are some performance limitations in the UI if there are too many results. There's a CCR, 663654, to address the performance issues, but it's not been prioritized.
What are you trying to do that results in so many hits in a schematic?
In reply to Andrew Beckett:
Thanks for a quick reply and sorry for the delay (I was having problems with my PC...)
I just had some (Calibre) extracted view with several thousands of transistors (and a lot of parasitic elements, of course), and I wanted to remove a user-defined parameter from the transistors of a certain type. I wanted to search for the appropriate transistor master name, select all found instances and remove the parameter using Preperty Editor assistant.
Neverthless, I have already solved this by including sub-block names into the seach, which limited the number of matches to less than 1000 for each search. I had previously found that Property Editor's limit is configurable using oiMaxSelections variable, and wondered whether the Seach assistant's limit is configurable too.