Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I want to run DC sweep after TRAN, how to set up ?
In which tool? In which version? In which simulator? Are you using ADE? Are you using the simulator on the command line?
People cannot read your mind...
As a wild guess as to what you're really asking, if it's ADE and IC5141 (and you're using spectre), there's a field on the Setup->Environment form called analysis order - you can type in "tran dc" to set the order. In IC61X, you can simply drag and drop the analyses in the analyses pane in ADE to change the order they run in.
In reply to Andrew Beckett:
I use your first way to set up.But the results of DC sweep simulation is at the initial operating points of TRAN.
And I can't drag and drop the DC analyse below the TRAN analyse in the analyses pane.
DC SWEEP can't run at the final operating points of TRAN simulation.
Can you give me more suggestions?
Thank you very much!
In reply to MOSMOS:
You can't drag and drop if you're using IC5141. You can only use the analysisOrder approach. You didn't say which version you were using (see the forum guidelines, please), so I had to give both options.
You also didn't explain that you were trying to utilize the final operating point of the transient to start the DC.
First of all, does your DC start from precisely the same conditions as are in place at the end of the transient (in other words, the value of all inputs and also the values of the thing you're sweeping must correspond to the value it was at the end of the transient). If it doesn't match, then using the oppoint doesn't make much sense.
Other things to try: