Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm using Cadence 5.10.47.... version. I'm facing a problem with STB analysis. I have done STB analysis before, so no problem in the setup of the analysis in the ADE window. When I run it, the icfb window says "Errors encountered in simulation.... please see the output log " ..... but in the output log file there is NO error shown, it just stops....
DC, dc sweep or transient or ac analysis runs without any problem for the same circuit.....
Pasting below the output log file,
Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 18.104.22.1680.isr14 32bit -- 27 Oct 2010
Copyright (C) 1989-2010 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Virtuoso and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.
Protected by U.S. Patents:
5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238;
6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964;
6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839;
6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782;
7,085,700; 7,143,021; 7,493,240; 7,571,401.
Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.
User: praveen Host: greenland1 HostID: 7F0100 PID: 22041
Memory available: 217.7024 MB physical: 25.2681 GB
CPU Type: Intel(R) Xeon(R) CPU X5670 @ 2.93GHz
Processor PhysicalID CoreID Frequency
0 1 0 2926.1
1 0 0 2926.1
2 1 1 2926.1
3 0 1 2926.1
4 1 2 2926.1
5 0 2 2926.1
6 1 8 2926.1
7 0 8 2926.1
8 1 9 2926.1
9 0 9 2926.1
10 1 10 2926.1
11 0 10 2926.1
12 1 0 2926.1
13 0 0 2926.1
14 1 1 2926.1
15 0 1 2926.1
16 1 2 2926.1
17 0 2 2926.1
18 1 8 2926.1
19 0 8 2926.1
20 1 9 2926.1
21 0 9 2926.1
22 1 10 2926.1
23 0 10 2926.1
Simulating `input.scs' on greenland1 at 2:37:34 PM, Fri Aug 30, 2013 (process id: 22041).
/tools/MMSIM72/tools.lnx86/spectre/bin/32bit/spectre -env \
artist5.1.0 +escchars +log ../psf/spectre.out -format sst2 -raw \
../psf +lqtimeout 900 -maxw 5 -maxn 5 input.scs
Loading /tools/MMSIM72/tools.lnx86/cmi/lib/5.0/libinfineon_sh.so ...
Loading /tools/MMSIM72/tools.lnx86/cmi/lib/5.0/libphilips_sh.so ...
Loading /tools/MMSIM72/tools.lnx86/cmi/lib/5.0/libsparam_sh.so ...
Loading /tools/MMSIM72/tools.lnx86/cmi/lib/5.0/libstmodels_sh.so ...
Auto-loading AHDL component.
Finished loading AHDL component in 0 s (elapsed).
Installed AHDL simulation interface.
Time for NDB Parsing: CPU = 138.978 ms, elapsed = 175.057 ms.
Time accumulated: CPU = 138.978 ms, elapsed = 175.057 ms.
Peak resident memory used = 25.8 Mbytes.
Existing shared object for module model_file_message1 is up to date.
Installed compiled interface for model_file_message1.
Existing shared object for module v_probe_sub is up to date.
Installed compiled interface for v_probe_sub.
Existing shared object for module v_probe_mos2 is up to date.
Installed compiled interface for v_probe_mos2.
Existing shared object for module v_probe_vbox is up to date.
Installed compiled interface for v_probe_vbox.
Existing shared object for module v_probe_rc is up to date.
Installed compiled interface for v_probe_rc.
Time for Elaboration: CPU = 37.994 ms, elapsed = 37.997 ms.
Time accumulated: CPU = 176.972 ms, elapsed = 213.177 ms.
Peak resident memory used = 60.9 Mbytes.
Notice from spectre in `CNP':`I23.C2', in `REG_CLAMP_DS1':`I23', during hierarchy flattening.
I23.C2.c0: Terminals are connected together (to node `I23.net080').
Notice from spectre in `PR':`I23.R17', in `REG_CLAMP_DS1':`I23', during hierarchy flattening.
I23.R17.r0: Terminals are connected together (to node `0').
Notice from spectre in `PR':`I23.R21', in `REG_CLAMP_DS1':`I23', during hierarchy flattening.
I23.R21.r0: Terminals are connected together (to node `0').
Notice from spectre in `PR':`I23.R18', in `REG_CLAMP_DS1':`I23', during hierarchy flattening.
I23.R18.r0: Terminals are connected together (to node `net40').
Notice from spectre in `PR':`I23.R19', in `REG_CLAMP_DS1':`I23', during hierarchy flattening.
I23.R19.r0: Terminals are connected together (to node `net40').
Further occurrences of this notice will be suppressed.
Time for EDB Visiting: CPU = 4.999 ms, elapsed = 5.35107 ms.
Time accumulated: CPU = 182.971 ms, elapsed = 218.66 ms.
Peak resident memory used = 61.6 Mbytes.
Loading /tools/MMSIM72/tools.lnx86/spectre/lib/mdl/libSpectreEH_sh.so ...
Notice from spectre during topology check.
No DC path from node `I23.net080' to ground, Gmin installed to provide path.
Notice from spectre.
5 notices suppressed.
Time for parsing: CPU = 43.994 ms, elapsed = 45.399 ms.
Time accumulated: CPU = 226.965 ms, elapsed = 264.204 ms.
Peak resident memory used = 69.5 Mbytes.
Can you please help with this,
My guess is that the simulator is crashing for some reason. You might get a bit more of a clue if you run spectre from the command line. If you go into the netlist directory for ADE, and invoke the "runSimulation" script - however, before doing this, please edit the script and remove the +inter=mpsc +mpssession=.... options from the command line (if they exist).
Anyway, the best bet would be to try using a newer version of spectre. You're using MMSIM72 - a 3 year old subversion at that. Since then we've had MMSIM101, MMSIM111, and MMSIM121 major releases of MMSIM. Even if you're stuck with IC5141, hopefully you could use a newer simulator version...
In reply to Andrew Beckett:
Thanks for the quick reply and to some pointers in solving the problem.
Fidgetting with your inputs, I found out that when the option dochecklimit=no in the simulation-->option--->analog is checked, then STB runs without any problem.
Have to update the MMSIM anyways,