Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
According to the information I can find, VIVA is supposed to pull the waveform color/thickness/etc data from the y0-y9 drawing layer setup in the display resource manager. This works fine when I plot waveforms from the Direct Plot menu. When I set up a waveform in ADE though and click Plot Outputs, it does not follow the same line setup. Where does ADE get the line setup information from (why is it different from Direct Plot in the first place?) and how can I change it?
Also, just out of curiousity, there are y0-y9 drawing layers in each technology library (basic, analogLib, <myPDK>) which ones actually get used by VIVA?
The layers y0-y9 are only used for plotting signals (from ADE). This is because the same layers are used for probing signals in the schematic - the idea is that the graph trace matches the schematic probe - and so you can see which signal is which. The y0-y9 layers therefore come from the technology library attached to the schematic library, and it will use the packets associated with those layers in that technology library to determine how they are drawn.
For expressions (which is what the Direct Plot forms/menus generate), it will use the standard ViVA colours and linestyles. For the colours, the default set and order are fixed (I think) - although you can change them after plotting. The default line style is set via:
envSetVal("viva.trace" "lineStyle" 'string "solid")
I believe (and I think this is in the documentation) that the allowed valis are: solid, dot, dash, dashdot, dashdotdot
You also have the "lineThickness" which can be set to "fine", "medium", "thick", "extrathick"