Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Is there a procedure doc on how to create parameter passing symbol (for an inverter as an example)?
I'm trying to create a standard inverter which can be called with different transistors' sizes.
You are probably interested in using the pPar() parameter passing capability. Here's an excerpt from the documentation:
Passed Parameter Value of One Level Higher: pPar()
When a parameter expression must depend on the value of a passed parameter, use the pPar function.
pPar( "CDF_parameter_name" )
The value of this expression is the value of the passed parameter.
value of the "DC Voltage" parameter on the v27 instance in the aExamples opamp schematic is specified for the aExamples lowpass schematic as 15.
When you create new symbols using automatic symbol generation (the Create Cellview - From Cellview command in the Schematic window), the system creates component parameters for the parameters you defined with pPar. The following illustration gives an example of the automatic symbol generation process.
During netlisting, the pPar expression is substituted by the name of the parameter...
I hope this helps,
In reply to skillUser:
Can you post the link to the document? Thank you for helping.
In reply to coiroibo:
Here's the link to the IC616 documentation for this topic. Hopefully this will help.