Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have a circuit which takes some 10us for the initial transients to settle and reach a steady state.
Just wondering if can reduce the simulation accuracy to 'moderate' during the initial times and later make it 'conservative' after reaching the steady state.
Is it doable using spectre simulator?
This can be done easily. Use the "Dynamic Parameter" checkbox on the transient analysis form. Then set the Parameter Name to "errpreset" and choose Parameter vector. Add time 0 and value moderate and also 10u and value conservative. This will then do exactly what you want.
In reply to Andrew Beckett:
Hi Andrew, I am trying to do exactly above but in the tstab of a PSS analysis (not a normal TRAN). It complains with the following error that keyword conservative has issue:
ERROR (SFE-51): Name conflict: value `conservative' of type `scalar string' encountered. Expected value is of type `vector real pair' Any idea/hint? Thanks for your help! Regards, Hamid
In reply to HHashempour:
This appears to be a bug. You must have tried "conservative" (with quotes) to get that error - that wouldn't work anyway - but without the quotes it fails too:
ERROR (SFE-1997): "input.scs" 59: pss: parameter `param_vec': Cannot run the simulation because an unknown parameter `conservative' has been specified in expression `conservative'. Correct the expression and rerun the simulation.
Instead, use the value 2. Since errpreset is an enumerated value, you can use 0 instead of liberal, 1 instead of moderate, and 2 instead of conservative. I've tried this and it works fine - the log file tells you it's switching to conservative.
I'll file a CCR for this issue.
Using uppercase in the name wouldn't have worked anyway because spectre is case-sensitive.
To control the maximum timestep, you'd just use maxstep (not maxsteps) as the parameter. This works in both tran and pss analyses (I tested it).
However, in general I can't see too many reasons to change this dynamically. The primary use of maxstep is to set it tightly to force time steps to get an oscillator to start more rapidly; once the oscillator is up and running it would probably take those time steps anyway. It is rather a blunt instrument to control accuracy, if that was your intent, and there are better ways to perform that than forcing the maximum timestep.