Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am simulating a big circuit .When I use ADE simulating it,it would take a long time to initialisation,and then begin to simulate.But when I use comnand line to simulate ,for example use command "spectre input.scs" ,it starts quickly.After it finished,I can use wavescan to plot waveform,but it is not convenient as in ADE using results--direct plot.
My cadence version is IC615 MMSIM13.0
Could anyone tell me how to use ADE_L to plot waveform after command line simulation?
> Could anyone tell me how to use ADE_L to plot waveform after command line simulation?
I am sure many others can respond to your question with very good answers. I didn't see a response, so perhaps this might help:
a. Open ADE-L and, using the Results Browser (under the Tools menu), browse to the directory that contains your results. You can select and plot those signals you have.
b. Alternately, from the CIW, you can open the Results Browser directly (Tools-ADE-L_>Results Browser)
c. If you do not want to open ADE-L, you can place the two files in the attached file in your ~/bin directory ( or any directory in your search path) and make each executable. The type "plotsig" with the following syntax and an X window will open that loads your results directory and plots the signal of interest. From the Viva window you can navigate to your results directory or just type any ocean command into the X window. Teh scritp creates a temporary ocean script that loads your results and plots the desired signal. It is a very simple script, am I am sure others have more elegant solutions. However, I use it very often to check a simulation waveform quickly and it seems to work well for my needs.
plotsig <UNIX_path_to_results> <type of analysis (i.e., tran, ac)> <signal_name _to_plot>
example: plotsig /home/myname/design/workarea/simulation/test_ckt/spectre/myresults tran OUTPUT
I hope this is helpful Xianweng,
In reply to smlogan:
Thank you for reply.Your script is uselful.Thank you.
But I am sorry i did not make it clear.I want to use ADE-L--results--direct plot to plot signal because I can directly click net name of interest on the schematic .Using Results Browser,first,I need open schematic founding hierarchy instance name and net name of interet.Then I can plot the signal,which is less convenient
In reply to xianweng:
> .I want to use ADE-L--results--direct plot to plot signal because I can directly click net name of interest on the schematic
I believe I now understand. If you open ADE-L after running your command line simulation, have you tried selecting your simulation results (under Results->Select, then navigate to your results directory) and then using Results->Direct Plot? If the netlist directory is adjacent to your psf directory and has an amap file, I think you will be able to open the schematic from ADE-L and use the Results->DirectPlot panel to select and plot a signal of interest.
Thanks a lot,it works!
What I don't really get is why it would be slow starting the simulation in ADE. All it does is create the netlist, then invoke the simulator - there's not much overhead in the way in ADE L. The one exception to this is if using distributed processing, because then you have to wait for the queueing system to submit the job, and there's some synchronization. However, presumably you'd have the same issue with the command line...
In reply to Andrew Beckett:
it would be slow because I chaned the results directory.By defaults,it would be "~/simulation" ,but my home directory is too small to store big wave data.If I don not change it ,ADE L will create netlist very fast.However,if i change it to other directory ,ADE L will creat netlist very slow escpically for big circuit
If there's no netlist, it has to be created - you can't run the simulation from the command line unless the netlist exists. So I don't really get why running from the command line helps you so much when the challenge is creating the netlist in the first place. If you want to save the netlist creation time when you change simulation directory, copy the cellName/simulatorName/viewName dir from your existing simulation dir to the new one, and then the incremental netlister can start from what it had before and then it should be fast...