Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
i was designing a layout using the tsmc 0.18u deep
technology(NCSU_TechLib_tsmc02d), but I am not able to find the PTAP
contact, when i go in the contact options. These are the only these contacts
available ((M1_poly, M1_N, M1_P, M2_M1, M3_M2, M4_M3, M5_M4, M6_M5,
can i use M1_P instead of ptap?
Can i create my own contacts and add it to the library? If yes, then how to do it?
Please help me
Hi rajrevanthAs this is a pdk related issue, it would be best to refer to the pdk documentation or to contact TSMC customer support. Perhaps you can try the following:a. Check if there is any "ptap" cell in the technology directory. Is it supposed to be added using "Create->Instance"b. Try M1_P to see if it works (I am not sure, just guessing)You can create your own vias as follows:a. In CIW, go to "Tools->Technology File Manager"b. Dump out the techfile in ascii formatc. Modify the techfiled. Load the techfile and save it using Technology File Manager.Best regardsQuek