• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. explicit wire decalration by virtuoso verilog netlister

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 126
  • Views 15658
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

explicit wire decalration by virtuoso verilog netlister

stanzani
stanzani over 8 years ago

Hi all. 

When I generate a verilog netlist  out of virtuoso ncverilog netlister I see that  implicit net s(those internal to modules) are not esplicitly declared. Is there any way to force the netlister to explicitly  declare implicit wires. 

When implicit nets are multidimensional the netlister declare them. I think there's a way to force this behavior also for scalar wires.

 

Please help, 

thanks in advance.

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    Off the top of my head, I don't know if this can be done - I can check. However, first I'd like to understand why you'd want this? It's not required in the Verilog language (whereas it is for non-scalar nets).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Giacomo78
    Giacomo78 over 8 years ago
    Hi Andrew,
    I have the same need.
    The problem is that I perform a post elaboration of the netlist changing all the input, output, inout ports and declared wires type to a user defined nettype(this is done in a system verilog context).
    The problem arises since the implicit nets are not declared so their type cannot be changed a simple substitution. Irun assign them the wire default type. So during elaboration a wire type is passed to a user defined nettype(in my case a real net).
    If the implicit nets are declared their type can be easily corrected to the other ports type.

    Best regards,
    Jack
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    Jack,

    The simplest solution (since you want a system verilog netlist) is to use the system verilog netlister! This does indeed declare wires for the scalar nets.

    Use (from the schematic) Launch->Plugins->Simulation->System Verilog

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information