Stats

  • Locked Locked
  • Replies 12
  • Subscribers 128
  • Views 30206
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LvsIgnore Properties

frogconsultant

I am still on 5.10.41 CIC platform and I used in the past the property LvsIgnore (string: true) on res from analogLib to short this component in the CDL netlist extraction. By doing so, I still have the macro XR0 within the extracted netlist. Does someone have the same problem or do I make a mistake somewhere?

Thanks for your feedbacks

  • OK, a bit of history, and some corrections (clarifications, really) to previous posts:

    lxRemoveDevice was originally added (some considerable time ago, I forget when) to provide a means for Layout XL to short devices in the schematic - i.e. you might have some device which was in the schematic for simulation purposes, but you wanted to short the net in the layout - one example was the cds_thru device in the basic library. This has been there for quite a few releases (and is probably what Marc was referring to about support in IC5141).

    In IC61,we added support for lxRemoveDevice in OSS netlisters (such as the auCdl netlister). This is covered in in Cadence Online Support Solution 11490734 that I mentioned before. This is not available in IC5141, which is why (presumably) it didn't work for Kristin.

    However, for many releases, Diva has supported the removeDevice() function in it's extract rules, and Assura has the filterDevice() function. This allows you to code rules which allow shorting of specific devices in the verification tool rules - which achieve the same idea. This would work if you are using IC5141, but would require you to modify the extraction rules for those physical verification tools. Diva additionally has had the ability (for about the past 500 years ;-> ) to merge presistor components during a pre-processing step before LVS (a step called auMergeNets) which is run when you're using "Analog" netlisting mode for Diva, which shorts presistor components. So if you were using Diva, you could simply make your shorting component netlist as a presistor component.

    Regards,

    Andrew.

  • Hi Andrew

    Do you have how to reuse via alreay define to have a stacked via?

    Could you point me to a document about how to add rules for the DRD tool?

    Regards
    Fabian

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.