• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. make it clearly beta and betaeff

Stats

  • Locked Locked
  • Replies 13
  • Subscribers 127
  • Views 37276
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

make it clearly beta and betaeff

imagesensor123
imagesensor123 over 13 years ago

 Hi,

    these days i am doing some circuit simulation, and i got confused by beta and betaeff? according to the simple hand calculation equation id=1/2uCoxW/L(Vgs-Vth)^2 or id=1/2beta(Vgs-Vth)^2  or the others. and after simultion, i use the result->print->operation point and i found a betaeff parameter, i think it shold be same with beta, but after calculation id, i found the id(betaeff) is just a half of the id(beta), and how do you calculate the drain current id in saturation region?

  • Cancel
  • Quek
    Quek over 13 years ago

    Hi Zfeng

    Actually there are really too many reasons why your hand calculated results are different from simulation results.

    a. You might have calculated wrongly
    b. Bug with simulator
    c. For advanced process nodes, you might have simplified too many things

    If there is really a need to clarify this, I think it would be good for you to file a service request to your local Cadence support.

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • imagesensor123
    imagesensor123 over 13 years ago

    Hi Quek,
        thanks, i will check it carefully, and i will generate a request if necessary. any way, thanks a lot for your help.

    regards,
    zfeng

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • EthanRFIC
    EthanRFIC over 12 years ago

     I think for nowadays, you may check "Gm/Id" design methodology, which is much MORE accurate for your design, and just get rid of the "squared law equation". I design RFIC circuit using this method, all the design procedure is calculated in Matlab script, even "no need to simulate in spice", I mean, when I click the Matlab, I get the W/L for all the transistors, then simulate it in cadence ----  everything mathched well with my theoretical analysis.

     If you need more information, you can google "Gm/Id" method on IEEE, there are a lot of papers talking about it. Good luck!

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
<

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information