Stats

  • Locked Locked
  • Replies 1
  • Subscribers 129
  • Views 16193
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

lvsIgnore of voltage source vdc

navi2582

Hi,

I have a legacy voltage source "vdc" in IC614 env, modified long time ago (set lvsIgnore to FALSE) and still works fine (gets netlisted during CDL). But, followed the same procedure (copied "vdc" from analogLib to my local directory, modified the lvsIgnore to FALSE in the symbol view) in IC615 env andit doesn't work (doesn't netlist in the CDL).

Am I overlooking something?

I have verified the cdfDump for the two but didn't see any difference.

Any thoughts?

Thanks,

  • Andrew Beckett

    You'll also need to open the auCdl view of vdc and remove the lvsIgnore and nlAction properties. Looking at my IC614 build, it was the same there too, as far as I can see.

    Certainly these properties on the stop view will be used to determine whether the component should be ignored.

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.