• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Create a symbol from layout

Stats

  • Locked Locked
  • Replies 13
  • Subscribers 126
  • Views 26003
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Create a symbol from layout

Sinochka
Sinochka over 7 years ago

I have created a symbol by momentum for a transformer in 65nm technology

but when i use mentioned symbol in a schematic and try to run LVS, but i have gotten error consider that the symbol could not read.

could anybody guide me?

  • Cancel
  • Sinochka
    Sinochka over 7 years ago in reply to Andrew Beckett

    The ansCdlCompParamPrim for netlistProcedure and change the model name to device name were useful for creating netlist from schematic and now the subcircuit is in schematic.

    Due to checking LVS when the Calibre want to compare layout vs Schematic it compares Netlist source ( the .cdl file which has been created by schematic) vs Layout source from GDSII file (which has been  created as .sp file)

    The current problem is that the .sp file does not include the intended device.

    The .sp file's text is as follow:

    * SPICE NETLIST
    ***************************************
    .SUBCKT TB_LVS pS_NEG pS_POS pPOS pNEG
    ** N=4139 EP=4 IP=0 FDC=1

    X0 pS_NEG pS_POS pS_NEG crtmom_rf w=1.60761e-07 s=1.59913e-07 nv=289 nh=289 stm=3 spm=5 $X=137250 $Y=-152160 $D=251

    .ENDS
    ***************************************

    Could you please guide me about the mentioned matter?

    I will appreciate if you could inform me about how the .sp file is created from GDSII?

    Is there any tool setting for Layout like CDL export to could recognize the subcircuit to the translator in layout?

    Sincerely

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 7 years ago in reply to Sinochka

    I am assuming that this .sp file is created by Calibre LVS? If so, then you would be best asking this to Mentor, since Calibre is their tool (it's not a Cadence tool). I imagine that it's not recognising the device in the layout during the extraction part of the LVS and just sees it as routing - I mentioned this as being a likely thing you'd have to deal with in an earlier reply.

    Other than the generation of the CDL netlist, this is mostly an issue for Calibre, so this is not the best place to ask such a question.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Sinochka
    Sinochka over 7 years ago in reply to Andrew Beckett

    Thank you for the advices

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
<

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information