Stats

  • Locked Locked
  • Replies 3
  • Subscribers 143
  • Views 3126
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

A problem in spectre netlist generation

FormerMember
FormerMember

I used smic0.18  PDK and ic5141 to design my circuit. In Solary OS, when I run simulation in ADE, It generated the spectre netlist correctly.

But when I migrated my design to linux OS, It can't generate the spectre netlist correctly. The W or L  of device nmos/pmos' parameter are missing. And the simulation result is wrong.

The spectre netlist as following:

// Library name: test
// Cell name: inv12_1p8
// View name: schematic
// Inherited view list: spectre spice verilog behavioral functional hdl
//system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
subckt inv A Y inh_negative inh_positive_1p8
    M1 (Y A inh_negative inh_negative) n18 l=300n as=576f ad=576f ps=3.36u \
        pd=3.36u
    M0 (Y A inh_positive_1p8 inh_positive_1p8) p18 l=300n as=1.152p \
        ad=1.152p ps=5.76u pd=5.76u
ends inv
// End of subcircuit definition.

When I generate the cdl netlist, find the following warnings in si.log file.
***************************************************************************************************
WARNING: Netlister: The switch view symbol of cell p18 in library smic18mmrf has no instances, hence is being ignored.
To netlist this cell, add this view to the stop list and to ignore any particular instance use nlAction="ignore"
WARNING: Netlister: The switch view symbol of cell n18 in library smic18mmrf has no instances, hence is being ignored.
To netlist this cell, add this view to the stop list and to ignore any particular instance use nlAction="ignore"
***************************************************************************************************

So, the W or L of device nmos/pmos' parameters are missing too.
Take an invertor as an exmple, the netlist as following:

*******************************************************************************
* Sub-Circuit Netlist:                                                        *
*                                                                             *
* Block: inv                                                             *
* Last Time Saved: Feb 23 15:00:39 2009                                       *
*******************************************************************************
.subckt inv Y inh_negative inh_positive A
*.PININFO Y:O A:I
.ends inv

Does anyone know how to solve the problem?

Parents

  • This might be caused by a problem with the switch list and stop list settings. Check your environment setting in the spectre ADE window (unless you are using a hierarchy editor config viewin which case you should edit the config view to set the switch and stop lists). The view name "spectre" should be both in the switch and stop lists. The "symbol" view should not be in either list.

     I am not familiar with SMIC PDK, but I would expect to a find a "spectre" view under the n18 and p18 cells. Also, an "auCdl" view for CDL netlisting.

     

Reply

  • This might be caused by a problem with the switch list and stop list settings. Check your environment setting in the spectre ADE window (unless you are using a hierarchy editor config viewin which case you should edit the config view to set the switch and stop lists). The view name "spectre" should be both in the switch and stop lists. The "symbol" view should not be in either list.

     I am not familiar with SMIC PDK, but I would expect to a find a "spectre" view under the n18 and p18 cells. Also, an "auCdl" view for CDL netlisting.

     

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.