• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. A problem in spectre netlist generation

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 143
  • Views 13910
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

A problem in spectre netlist generation

fudelong
fudelong over 16 years ago

Hi, everyone.

I met a problem when I tried to simulate my circuit after I modified it.When I click the "Netlist and Run", the status of ADE stopped on " Generate netlist...." . The process seems to be dead. And I have to kill it. If I create a new circuit, there will be no problem.

Anybody met this problem before? What should I do?

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 16 years ago

    Did you look in the CIW to see if there were any error messages?

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • fudelong
    fudelong over 16 years ago

    Thank you.

    I simulated the circuit again. There were not any error messages in the CIW.

    The CIW just stopped on

    " Delete psf data in.....

     generate netlist...

    Begin Incremental Netlisting ... "

    and I can't do any click but kill the process with kill command.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 16 years ago

    This is the kind of thing that's probably best handled by going via customer support - log a service request at sourcelink.cadence.com .

    What version are you using? (what does it say on the Help->About... window for the version number, or type getVersion(t) in the CIW).

    How big is the design it's trying to netlist?

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • fudelong
    fudelong over 16 years ago

    Thank you for your reply.

    The problem is resovled. I tried to rename my circuit and successed. There were four underlines in the name of circuit before that, maybe too many. However I don't know why ADE can generate netlist of my another circuit whose name has more than four underlines. Anyway, the prolem which troubles me long is resovled at last.

    Best wishes

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information